منابع مشابه
A Novel Low Voltage, Low Power and High Gain Operational Amplifier Using Negative Resistance and Self Cascode Transistors
In this work a low power, low voltage and high gain operational amplifier is proposed. For this purpose a negative resistance structure is used in parallel with output to improve the achievable gain. Because of using self cascode transistors in the output, the proposed structure remains approximately constant in a relatively large output voltage swing causing an invariable gain. To evaluate the...
متن کاملNegative differential resistance of InGaAs dual channel transistors
We demonstrate a new type of velocity modulation transistor (VMT) with an InGaAs dual channel structure fabricated on an InP (001) substrate. The dual channel structure consists of a high mobility 10 nm In0.53Ga0.47As quantum well, a 2 nm In0.52Al0.48As barrier layer, and a low mobility 1 nm In0.26Ga0.74As quantum well. The VMTs have a negative differential resistance (NDR) effect with a low so...
متن کاملTunable Negative Differential Resistance controlled by Spin Blockade in Single Electron Transistors
We demonstrate a tunable negative differential resistance controlled by spin blockade in single electron transistors. The single electron transistors containing a few electrons and spin polarized source and drain contacts were formed in GaAs/GaAlAs heterojunctions using metallic gates. Coulomb blockade measurements performed as a function of applied source-drain bias, electron number, and magne...
متن کاملSimulation Model Development for Packaged Cascode Gallium Nitride Field-Effect Transistors
This paper presents a simple behavioral model with experimentally extracted parameters for packaged cascode gallium nitride (GaN) field-effect transistors (FETs). This study combined a level-1 metal–oxide–semiconductor field-effect transistor (MOSFET), a junction field-effect transistor (JFET), and a diode model to simulate a cascode GaN FET, in which a JFET was used to simulate a metal-insulat...
متن کاملSubstrate Pick-Up Impacting on ESD Performances of Cascode NMOS Transistors
The cascode NMOS architecture has been tested by the Human Body Model (HBM), Machine Model (MM) and Transmission Line Pulse Generator (TLP) in this paper. For the TLP, detailed silicon data have been analyzed well in many parameters, such as the first triggeringon voltage (Vt1), the first triggering-on current (It1), the holding voltage (Vh), and the TLP I-V curve. Besides the above three kinds...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Power Electronics
سال: 2020
ISSN: 0885-8993,1941-0107
DOI: 10.1109/tpel.2020.2978658